

# NetVRM: Virtual Register Memory for Programmable Networks

Hang Zhu

Tao Wang, Yi Hong, Dan R. K. Ports, Anirudh Sivaraman, Xin Jin



NYU



Microsoft  
Research



PEKING  
UNIVERSITY

# Data plane objects

Stateless (lifespan  $\leq$  1 packet)

➤ Metadata, packet headers

Stateful (lifespan  $>$  1 packet)


➤ Tables, counters, meters,  
registers

Registers enable a new class of  
**reg-stateful applications**

# The case of dynamic allocation for register memory


- **Necessity**
  - Limited register memory (e.g., a few Mb/stage)
  - Concurrent reg-stateful applications
- **Potential benefits**
  - Diminishing return

# Diminishing return



(a) Heavy hitter detection.


(b) Newly opened TCP connections.



(c) Superspreader detection.



(d) NetCache.



- 0.28- $\rightarrow$ 0.36: 768 register slots
- 0.36- $\rightarrow$ 0.46: 3072 register slots

# Existing solutions and limitations

Static binding of  
register memory

- Merged in compilation time
- P4Visor [CoNEXT'18]


Ignore hardware  
constraints

- DPDK, BMv2
- Hyper4 [CoNEXT'16]


No network-wide  
dynamic allocation

- Allocation in a single switch

# Realizing dynamic register memory allocation





# NetVRM architecture



# Virtual register memory

➤ Page tables

➤ Counter record





# Address translation

## Translation formula

$$PA = \left( \frac{VA}{size}, VA \% size + offset \right)$$


physical array index

physical slot index

	0	1	2	3
0				
1	0	2	4	6
2	1	3	5	7
3				
4				
5				
6				
7				

$size = 2, offset = 1$   
 $VA = 5 \rightarrow PA = (2, 2)$

# NetVRM architecture



# Problem formulation

$$\begin{aligned} \max \sum_{i=1}^l \mathbf{1}(i.utility(i.m_1, \dots, i.m_c, i.T) \geq i.target) \\ \text{s.t. } \sum_{i=1}^l i.m_j \leq M_j, \forall j = 1, \dots, c \end{aligned}$$

## Objective

- Maximize number of applications with satisfied utility target

## Constraints

- Register memory constraints on each switch

# Scope of dynamic resource allocation

## Elastic applications

- Work with a variable amount of register memory
- Overcome insufficient register memory with a fallback mechanism


**benefit**

## Inelastic applications


- Require a fixed amount of register memory
- Cannot work with less

**support**

# Challenges for dynamic resource allocation



# Memory hit ratio by default




✓ Application-agnostic

✓ Reflect application-level performance


✓ Computed online

$$\text{hit ratio} = \frac{m}{n}$$

# Challenges for dynamic resource allocation



# Online utility curve estimation




$$i.over\_mem \leftarrow i.mem - \left(\frac{i.target}{i.util}\right)^{cf} * i.mem$$

$$i.under\_mem \leftarrow \left(\frac{i.target}{i.util}\right)^{cf} * i.mem - i.mem$$


$cf$ : compensate for the diminishing return



# Dynamic resource allocation




# NetVRM architecture



# P4VRM compiler

Step 1: developers  
extend *.p4* to *.p4vrm*

developers




- Mark the register arrays and related declarations as virtualized

# P4VRM compiler

Step 1: developers extend *.p4* to *.p4vrm*

Step 2: compiler outputs *.p4* and *.cpp*

developers



# Implementation

- 6.5 Tbps Intel Tofino switch
- Four emulated switches with four independent pipelines
- P4VRM compiler
  - built on Flex/Bison


# Evaluation

- Microbenchmark
  - Control loop delay
  - Stability and fast convergence of NetVRM
- Macrobenchmark
  - Generality
  - Impact of allocation epochs
  - Impact of workload parameters
  - NetVRM in datacenter network

# Evaluation

- **Microbenchmark**
  - Control loop delay
  - Stability and fast convergence of NetVRM
- **Macrobenchmark**
  - Generality
  - Impact of allocation epochs
  - Impact of workload parameters
  - NetVRM in datacenter network

# Control loop delay




- ✓ One reallocation can be done in ~10 ms
- ✓ *Reconfig* dominates the control loop




# Generality


- Each application has traffic from four switches independently
- Satisfaction ratio as the performance metric
- Alternatives: Equal-All, Equal-Active




(a) Heavy hitter detection (HH).



(b) Newly opened TCP (NO).




(c) Superspreader detection (SS).



(d) Sketch-based heavy hitter detection (SHH).

- ✓ NetVRM outperforms alternatives on both the mean and the tail
- ✓ NetVRM is general to different network application types

# Impact of allocation epochs



✓ **A shorter allocation epoch leads to a better performance**

# Conclusion

- **NetVRM** supports **dynamic register memory sharing** between multiple concurrent applications on a **programmable network**
  - Virtual register memory: enable online register memory sharing
  - Dynamically allocate memory for better resource efficiency
  - P4VRM: easily equip the programs with virtual register memory

Thank you!

E-mail address: [hzhu@jhu.edu](mailto:hzhu@jhu.edu)